Introduction
AlGaN/GaN Metal-Oxide-Semiconductor High-Electron Mobility Transistors (MOS-HEMTs) are attractive for high power electronic applications. However, most of the AlGaN/GaN devices reported in the literature were fabricated using a non-goldfree process, where gold was used either as gate or source/drain contacts [1] - [9] . In order to fabricate GaN devices in Si fabs without gold contamination, CMOS-compatible gold-free processes for fabricating AlGaN/GaN devices are needed. In addition, different approaches were proposed to reduce the gate leakage current I G , such as inserting a gate dielectric under the gate (I G ~ 5×10 -10 A/mm) [10] and O 2 plasma treatment (I G ~ 6×10 -9 A/mm) [11] .
In this paper, we report the realization of AlGaN/GaN-onsapphire MOS-HEMTs with off-state breakdown voltage V BR of 1400 V and on-state resistance R on of 22 mΩ.cm 2 using a CMOScompatible gold-free process. In addition, devices achieved high on/off current ratio I on /I off of 10 9 and low I G of 10 -11 A/mm. Compared to those of gold-free AlGaN/GaN MOS-HEMTs reported in literature, the V BR achieved in this work is the highest. Fig. 1 shows a gold-free process flow for fabricating the AlGaN/GaN-on-sapphire MOS-HEMTs with a TaN metal gate. 2-inch undoped Al 0.25 Ga 0.75 N(25 nm)/i-GaN(2.7 μm)/Fe-doped GaN (300 nm) epitaxial layers on sapphire substrate was used. After mesa etching using Cl 2 -based reactive ion etching, 10 min native oxide removal using dilute HCl (HCl:H 2 O = 1:1) and 30 min ex situ surface passivation treatment using (NH 4 ) 2 S solution were performed.
Device Fabrication: CMOS-Compatible Gold-Free Process
An Al 2 O 3 gate dielectric (15 nm) was deposited by Atomic Layer Deposition. Post Deposition Anneal (PDA) at 450 ºC for 60 s in N 2 ambient was then performed, followed by reactive sputter deposition of TaN metal and gate patterning using Cl 2 -based dry etching. The gate stack formation is CMOS-compatible. A Pt(100 nm)/Ti(10 nm)/Al(120 nm)/Ti(20 nm) metal stack was deposited and patterned in the source/drain contact regions. An alloying process at 650 ºC for 30 s in N 2 ambient was used to form ohmic contacts.
Results and Discussion
Fig . 2 shows the schematic view of an AlGaN/GaN-onsapphire MOS-HEMT. Gate-to-drain spacing and gate-to-source spacing are defined as L GD and L GS , respectively. Fig. 3 A/mm, respectively. Fig. 8 
Summary
AlGaN/GaN-on-sapphire MOS-HEMTs with V BR of 1400 V and R on of 22 mΩ.cm 2 were realized using a CMOS-compatible gold-free process. Process modules commonly used in CMOS fabrication were used, including TaN gate stack formation, etching modules, etc. Compared to those of gold-free AlGaN/GaN MOSHEMTs, the V BR achieved here is the highest. 
